Golanbari et al., 2019 - Google Patents
Achieving energy efficiency for near-threshold circuits through postfabrication calibration and adaptationGolanbari et al., 2019
- Document ID
- 15064486988744377484
- Author
- Golanbari M
- Kiamehr S
- Oboril F
- Gebregiorgis A
- Tahoori M
- Publication year
- Publication venue
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems
External Links
Snippet
Scaling supply voltage to the near-threshold voltage (NTV) region is an effective approach for energy-constrained circuit design at the cost of acceptable performance reduction. However, by operating in the NTV region, the sensitivity of circuits to process and runtime …
- 230000004301 light adaptation 0 title abstract description 14
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Action, measure or step performed to reduce power consumption
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
- G06N99/005—Learning machines, i.e. computer in which a programme is changed according to experience gained by the machine itself during a complete run
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06Q—DATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
- G06Q10/00—Administration; Management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Khouri et al. | Leakage power analysis and reduction during behavioral synthesis | |
| Wang et al. | Efficient yield optimization for analog and SRAM circuits via Gaussian process regression and adaptive yield estimation | |
| Wirnshofer | Variation-aware adaptive voltage scaling for digital CMOS circuits | |
| US8555236B2 (en) | Non-invasive leakage power device characterization of integrated circuits using device grouping and compressive sensing | |
| Beneventi et al. | An effective gray-box identification procedure for multicore thermal modeling | |
| Vijayan et al. | Fine-grained aging-induced delay prediction based on the monitoring of run-time stress | |
| Genssler et al. | Modeling and predicting transistor aging under workload dependency using machine learning | |
| US8606557B2 (en) | Table lookup method for physics based models for SPICE-like simulators | |
| Kiamehr et al. | Temperature-aware dynamic voltage scaling to improve energy efficiency of near-threshold computing | |
| Oh et al. | Sensitivity analysis based on neural network for optimizing device characteristics | |
| US20150025857A1 (en) | Statistical power estimation | |
| Firouzi et al. | Power-aware minimum NBTI vector selection using a linear programming approach | |
| Wang et al. | Efficient Bayesian yield optimization approach for analog and SRAM circuits | |
| Kumar et al. | Machine learning based workload balancing scheme for minimizing stress migration induced aging in multicore processors | |
| Ahmadi et al. | Yield forecasting across semiconductor fabrication plants and design generations | |
| Jooypa et al. | Impact analysis of statistical variability on the accuracy of a propagation delay time compact model in nano-CMOS technology | |
| Poovannan et al. | Pre Synthesis and Post Synthesis Power Estimation of VLSI Circuits Using Machine Learning Approach | |
| Golanbari et al. | Achieving energy efficiency for near-threshold circuits through postfabrication calibration and adaptation | |
| Yao et al. | Efficient importance sampling for high-sigma yield analysis with adaptive online surrogate modeling | |
| Zeng et al. | C-yes: An efficient parametric yield estimation approach for analog and mixed-signal circuits based on multicorner-multiperformance correlations | |
| Dierickx et al. | Propagating variability from technology to system level | |
| Shintani et al. | Gaussian process-based device model toward a unified current model across room to cryogenic temperatures | |
| WO2003088102A2 (en) | Method and apparatus for efficient semiconductor process evaluation | |
| CN113868991B (en) | Design method of digital standard cell under near-threshold power supply voltage | |
| Golanbari et al. | Post-fabrication calibration of near-threshold circuits for energy efficiency |