[go: up one dir, main page]

Hydrick et al., 2008 - Google Patents

Chemical mechanical polishing of epitaxial germanium on SiO2-patterned Si (001) substrates

Hydrick et al., 2008

Document ID
14085213632474382616
Author
Hydrick J
Park J
Bai J
Major C
Curtin M
Fiorenza J
Carroll M
Lochtefeld A
Publication year
Publication venue
ECS Transactions

External Links

Snippet

Aspect Ratio Trapping is a promising technique for heterointegration of Ge onto Si substrates. By growing Ge in patterned SiO2 trenches, lattice-mismatch dislocations arising from the epitaxial interface can be effectively trapped. However, planarization of these …
Continue reading at iopscience.iop.org (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers
    • H01L21/3105—After-treatment
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604—Chemical etching
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02002—Preparing wafers
    • H01L21/02005—Preparing bulk and homogeneous wafers
    • H01L21/02008—Multistep processes
    • H01L21/0201—Specific process step
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041—Cleaning
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers

Similar Documents

Publication Publication Date Title
US9607846B2 (en) Polishing of small composite semiconductor materials
JP5002175B2 (en) Polishing slurry and wafer recycling method
US9224613B2 (en) Method for polishing both sides of a semiconductor wafer
EP2365042B1 (en) Polishing composition and polishing method using the same
US6350393B2 (en) Use of CsOH in a dielectric CMP slurry
KR101672809B1 (en) Method of chemical mechanical polishing a substrate with polishing composition adapted to enhance silicon oxide removal
Hydrick et al. Chemical mechanical polishing of epitaxial germanium on SiO2-patterned Si (001) substrates
US20080261401A1 (en) Chemical-Mechanical Polishing of Sic Surfaces Using Hydrogen Peroxide or Ozonated Water Solutions in Combination with Colloidal Abrasive
US20110117740A1 (en) Method for polishing heterostructures
KR100863088B1 (en) Polishing compound for polishing semiconductor device and method for manufacturing semiconductor device using the same
WO2018216203A1 (en) Gaas substrate and production method therefor
US6200899B1 (en) Method of cleaning semiconductor wafers after CMP planarization
JPWO2018180256A1 (en) Cleaning liquid composition
KR20100015375A (en) Improved process for preparing cleaned surfaces of strained silicon
KR20150032495A (en) Low defect chemical mechanical polishing composition
Ong et al. Ge-and III/V-CMP for integration of high mobility channel materials
US6403385B1 (en) Method of inspecting a semiconductor wafer for defects
US6066571A (en) Method of preparing semiconductor surface
Samanta et al. Effect of ammonium halide salts on wet chemical nanoscale etching and polishing of InGaAs surfaces for advanced CMOS devices
JP2005203394A (en) Manufacturing method of semiconductor device
Abbadie et al. An efficient wet-cleaning of SiGe virtual substrates and of thick, pure Ge layers on Si (0 0 1) after a chemical mechanical planarization step
JP7279753B2 (en) Silicon wafer cleaning method and manufacturing method
Abbadie et al. Wet cleaning and surface characterization of Si1− xGex virtual substrates after a CMP step
US20250297195A1 (en) Etching cleaning composition and etching cleaning method using the same
KR20250095539A (en) Method and apparatus for structure planarization of hybrid bonding