[go: up one dir, main page]

Singh et al., 2021 - Google Patents

SRIF: Scalable and reliable integrate and fire circuit ADC for memristor-based CIM architectures

Singh et al., 2021

View PDF
Document ID
13449059183327480218
Author
Singh A
Lebdeh M
Gebregiorgis A
Bishnoi R
Joshi R
Hamdioui S
Publication year
Publication venue
IEEE Transactions on Circuits and Systems I: Regular Papers

External Links

Snippet

Emerging computation-in-memory (CIM) paradigm offers processing and storage of data at the same physical location, thus alleviating critical memory-processor communication bottlenecks suffered by conventional von-Neumann architecture. Storage of data in a CIM …
Continue reading at drive.google.com (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/062—Differential amplifiers of non-latching type, e.g. comparators, long-tailed pairs
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
    • G11C15/04—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/26—Sensing or reading circuits; Data output circuits

Similar Documents

Publication Publication Date Title
Chen et al. CMOS-integrated memristive non-volatile computing-in-memory for AI edge processors
Singh et al. SRIF: Scalable and reliable integrate and fire circuit ADC for memristor-based CIM architectures
Jiang et al. C3SRAM: An in-memory-computing SRAM macro based on robust capacitive coupling computing mechanism
Roy et al. In-memory computing in emerging memory technologies for machine learning: An overview
Zhang et al. PIMCA: A programmable in-memory computing accelerator for energy-efficient DNN inference
Yin et al. Vesti: Energy-efficient in-memory computing accelerator for deep neural networks
Sinangil et al. A 7-nm compute-in-memory SRAM macro supporting multi-bit input, weight and output and achieving 351 TOPS/W and 372.4 GOPS
Valavi et al. A 64-tile 2.4-Mb in-memory-computing CNN accelerator employing charge-domain compute
Amirsoleimani et al. In‐memory vector‐matrix multiplication in monolithic complementary metal–oxide–semiconductor‐memristor integrated circuits: design choices, challenges, and perspectives
Marinella et al. Multiscale co-design analysis of energy, latency, area, and accuracy of a ReRAM analog neural training accelerator
Hung et al. Challenges and trends of nonvolatile in-memory-computation circuits for AI edge devices
Hung et al. Challenges and trends indeveloping nonvolatile memory-enabled computing chips for intelligent edge devices
Chen et al. NeuroSim: A circuit-level macro model for benchmarking neuro-inspired architectures in online learning
Chen et al. Reconfigurable 2T2R ReRAM architecture for versatile data storage and computing in-memory
Zha et al. Liquid silicon: A nonvolatile fully programmable processing-in-memory processor with monolithically integrated ReRAM
Wei et al. Trends and challenges in the circuit and macro of RRAM-based computing-in-memory systems
Gebregiorgis et al. Tutorial on memristor-based computing for smart edge applications
Lepri et al. In-memory computing for machine learning and deep learning
Song et al. A 28 nm 16 kb bit-scalable charge-domain transpose 6T SRAM in-memory computing macro
Wang et al. A crossbar-based in-memory computing architecture
Jing et al. VSDCA: A voltage sensing differential column architecture based on 1T2R RRAM array for computing-in-memory accelerators
Chen et al. The impact of ferroelectric FETs on digital and analog circuits and architectures
Huang et al. FeFET-based in-memory hyperdimensional encoding design
Han et al. Efficient discrete temporal coding spike-driven in-memory computing macro for deep neural network based on nonvolatile memory
Kushwaha et al. An energy-efficient high CSNR XNOR and accumulation scheme for BNN