[go: up one dir, main page]

Kariyappa et al., 2023 - Google Patents

Physical design implementation of soc module with performance optimization

Kariyappa et al., 2023

Document ID
13191711936067990813
Author
Kariyappa B
et al.
Publication year
Publication venue
2023 7th International Conference on Computation System and Information Technology for Sustainable Solutions (CSITSS)

External Links

Snippet

As the demand for higher performance and lower power consumption in Integrated Circuits (ICs) increases, the need for efficient and effective routing techniques also grows. Channel density routing and filler cell insertion are two such techniques that aim to optimize the use …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Similar Documents

Publication Publication Date Title
US8631372B2 (en) System and method of electromigration mitigation in stacked IC designs
US9740815B2 (en) Electromigration-aware integrated circuit design methods and systems
US9767240B2 (en) Temperature-aware integrated circuit design methods and systems
JP4368641B2 (en) Number and position estimation method of power supply pads, chip size estimation method and design apparatus
US11170150B2 (en) Method for making a semiconductor device
US11030383B2 (en) Integrated device and method of forming the same
CN114077274B (en) System and method for guided grid augmentation
US8959470B2 (en) Integrated circuit with areas having uniform voltage drop and method therefor
US20030074642A1 (en) Clock skew verification methodology for grid-based design
Kariyappa Physical design implementation of soc module with performance optimization
Yao et al. Efficient region-aware P/G TSV planning for 3D ICs
US8972919B2 (en) Static timing analysis method and system considering capacitive coupling and double patterning mask misalignment
JP4824785B2 (en) Core size estimation method, chip size estimation method and design apparatus
Stringfellow et al. Decoupling capacitance estimation, implementation, and verification: A practical approach for deep submicron SoCs
Kannan et al. Estimating pre-placement fpga interconnection requirements
US12118283B1 (en) Automatic channel identification of high-bandwidth memory channels for auto-routing
JP3705737B2 (en) Semiconductor integrated circuit layout method
Osler et al. Design closure
US20230267261A1 (en) Design system, design method and method of manufacture of semiconductor device
Wang et al. Deadspace-aware power/ground TSV planning in 3D floorplanning
Fujiwara et al. Interconnection-delay and clock-skew estimate modelings for floorplan-driven high-level synthesis targeting FPGA designs
Karna et al. Impact on the Performance of North Bridge I/O Peripheral Component Interconnect Express Block in Physical Design Flow Considering Two Different Synthesis Corners at below 10nm Technology Node
Pravin et al. Implement a PnR Flow to Boost the Pin Density in Block Level Chip Design
Zala Implementation Methodology Of On-chip High Speed Interconnect
Zhu et al. Legalization Framework with Design Rule Constraints Enhanced by Monte-Carlo-Based Cell Priority Optimization