[go: up one dir, main page]

Wilton, 1993 - Google Patents

Supplementary algorithms for DC convergence (circuit analysis)

Wilton, 1993

Document ID
12015855426334045975
Author
Wilton R
Publication year
Publication venue
IEE Colloquium on SPICE: Surviving Problems in Circuit Evaluation

External Links

Snippet

Summary form only given, as follows. The successful simulation of an electronic circuit relies on convergence on a solution using an iterative process. It is necessary to achieve a DC operating point solution prior to other analyses. The paper reviews some techniques that …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Similar Documents

Publication Publication Date Title
Dartu et al. Calculating worst-case gate delays due to dominant capacitance coupling
US6314546B1 (en) Interconnect capacitive effects estimation
US8782583B1 (en) Waveform based variational static timing analysis
US7281223B2 (en) System and method for modeling an integrated circuit system
Dharchoudhury et al. Fast timing simulation of transient faults in digital circuits
JPH06274565A (en) Data preparation method for logic simulation, logic simulation method and logic simulator
US8185368B2 (en) Mixed-domain analog/RF simulation
Vlach Modeling and simulation with Saber
US5663890A (en) Method, apparatus and computer program product for determining a frequency domain response of a nonlinear microelectronic circuit
HK151896A (en) Timing model for logic simulation of integrated circuits
US7373289B2 (en) Electrical isomorphism
Wilton Supplementary algorithms for DC convergence (circuit analysis)
US7117455B2 (en) System and method for derivative-free optimization of electrical circuits
Hui et al. Discrete transform technique for solving coupled integro-differential equations in digital computers
US10817631B1 (en) Low-dropout regulator and charge pump modeling using frequency-domain fitting methods
US20040205680A1 (en) Method and apparatus for characterizing the propagation of noise through a cell in an integrated circuit
Acar et al. TETA: Transistor-level waveform evaluation for timing analysis
US20030195736A1 (en) Method of storing cross-hierarchy coupling data in a hierarchical circuit model
US6629301B1 (en) Determining transistor widths using the theory of logical effort
Tutuianu et al. Nonlinear driver models for timing and noise analysis
US20090043558A1 (en) Delay calculation method capable of calculating delay time with small margin of error
Gil et al. SystemC AMS power electronic modeling with ideal instantaneous switches
US20040205682A1 (en) Method and apparatus for detecting and analyzing the propagation of noise through an integrated circuit
Devgan Transient simulation of integrated circuits in the charge-voltage plane
US6393385B1 (en) Knowledge driven simulation time and data reduction technique