[go: up one dir, main page]

Mukherjee, 2025 - Google Patents

A New Low-Power Hybrid Full Adder Using CCGDI Technique for a Portable MAC Unit

Mukherjee, 2025

Document ID
11811812923418013329
Author
Mukherjee B
Publication year
Publication venue
IETE Journal of Research

External Links

Snippet

Full adder circuits are basic digital used in almost all multiplier architectures. Consequently, they serve as the fundamental building blocks in many digital signal or image processing systems. Different logic styles are employed in the design of full adder circuits, with the …
Continue reading at www.tandfonline.com (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/20—Handling natural language data
    • G06F17/21—Text processing
    • G06F17/22—Manipulating or registering by use of codes, e.g. in sequence of text characters
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass

Similar Documents

Publication Publication Date Title
Tirumalasetty et al. Design and analysis of low power high-speed 1-bit full adder cells for VLSI applications
Jothin et al. High performance error tolerant adders for image processing applications
Shirinabadi Farahani et al. A new twelve-transistor approximate 4: 2 compressor in CNTFET technology
Saha et al. DPL-based novel CMOS 1-trit ternary full-adder
Mahendran CMOS full adder cells based on modified full swing restored complementary pass transistor logic for energy efficient high speed arithmetic applications
Rajagopal et al. A novel high-performance hybrid full adder for VLSI circuits
Misra et al. High-performance 10-transistor adder cell for low-power applications
Sharma et al. Efficient design of FGMOS-based low-power low-voltage XOR gate
Malik et al. Energy-efficient exact and approximate CNTFET-based ternary full adders
Swetha et al. Design of FIR filter using low-power and high-speed carry select adder for low-power DSP applications
Ghadiry et al. DLPA: Discrepant low PDP 8-bit adder
Sharma et al. A novel and voltage resilient design of ultra-high-speed low power keeper based full adder
Ghasemzadeh et al. CMOS implementation of a novel high speed 4: 2 compressor for fast arithmetic circuits
El-Bendary et al. Based on FS-GDI approach with 65 nm technology: low power ALU design
Gupta et al. A high-speed, low-power, and area-efficient FGMOS-based full adder
Patel et al. A novel slice-based high-performance ALU design using prospective single electron transistor
Mukherjee et al. A novel design of 12-bit digital comparator using multiplexer for high speed application in 32-nm cmos technology
Rao et al. A novel energy efficient 4-bit vedic multiplier using modified GDI approach at 32 nm technology
Amini-Valashani et al. New MGDI-based full adder cells for energy-efficient applications
Moradi et al. New Current‐Mode Integrated Ternary Min/Max Circuits without Constant Independent Current Sources
Kumar et al. Area efficient and ultra low power full adder design based on GDI technique for computing systems
Mukherjee A New Low-Power Hybrid Full Adder Using CCGDI Technique for a Portable MAC Unit
Gupta et al. Investigation of adiabatic logic in nano-meter technology
Muthuraman et al. A delay efficient hybrid parallel prefix variable latency CSKA based multi-operand adder with optimized 5: 2 compressor and skip logic
Goel et al. Investigating the 20T Hybrid Full Adder Design for Low Power and High-Performance Computing