[go: up one dir, main page]

Cong et al., 2002 - Google Patents

An enhanced multilevel routing system

Cong et al., 2002

View PDF
Document ID
11789151496405765836
Author
Cong J
Xie M
Zhang Y
Publication year
Publication venue
Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design

External Links

Snippet

In this paper, we present several novel techniques that make the recently published multilevel routing scheme [19] more effective and complete. Our contributions include:(1) resource reservation for local nets during the coarsening process,(2) congestion-driven …
Continue reading at websrv.cecs.uci.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/08—Multi-objective optimization

Similar Documents

Publication Publication Date Title
Cong et al. An enhanced multilevel routing system
US6480991B1 (en) Timing-driven global placement based on geometry-aware timing budgets
Li et al. Routability-driven placement and white space allocation
Cong An interconnect-centric design flow for nanometer technologies
Cong et al. Multilevel approach to full-chip gridless routing
Cong et al. Large-scale circuit placement
Cong et al. MARS-A multilevel full-chip gridless routing system
Sherwani Algorithms for VLSI physical design automation
US7707536B2 (en) V-shaped multilevel full-chip gridless routing
US7065730B2 (en) Porosity aware buffered steiner tree construction
US6557145B2 (en) Method for design optimization using logical and physical information
Lin et al. A novel framework for multilevel routing considering routability and performance
Pan et al. FastRoute: An Efficient and High‐Quality Global Router
Xu et al. MGR: Multi-level global router
Chang et al. MR: A new framework for multilevel full-chip routing
Chang et al. Physical hierarchy generation with routing congestion control
Ozdal et al. Archer: A history-based global routing algorithm
Wu et al. Coupling aware timing optimization and antenna avoidance in layer assignment
Chang et al. Pseudo pin assignment with crosstalk noise control
Taghavi et al. Dragon2006: Blockage-aware congestion-controlling mixed-size placer
He et al. Ripple 2.0: Improved movement of cells in routability-driven placement
Su et al. Nanowire-aware routing considering high cut mask complexity
Igusa et al. ORCA A sea-of-gates place and route system
Chen et al. Multilevel full-chip gridless routing considering optical proximity correction
Lee et al. A global router for sea-of-gates circuits