[go: up one dir, main page]

Gaitonde et al., 1993 - Google Patents

Test quality and yield analysis using the DEFAM defect to fault mapper

Gaitonde et al., 1993

Document ID
11606825664075024156
Author
Gaitonde D
Walker D
Publication year
Publication venue
Proceedings of 1993 International Conference on Computer Aided Design (ICCAD)

External Links

Snippet

This paper describes the DEFAM defect to fault mapper, and its use in test quality analysis and yield prediction. DEFAM analyzes the effects of spot defects in the manufacturing process on a design, and computes the probability of circuit faults that may occur. Unlike …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318342—Generation of test inputs, e.g. test vectors, patterns or sequence by preliminary fault modelling, e.g. analysis, simulation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring

Similar Documents

Publication Publication Date Title
Miczo Digital logic testing and simulation
US6738954B1 (en) Method for prediction random defect yields of integrated circuits with accuracy and computation time controls
JP3811649B2 (en) System and method for product yield prediction using a logical characterization vehicle
US6363516B1 (en) Method for hierarchical parasitic extraction of a CMOS design
US6066179A (en) Property estimation of an integrated circuit
US6493853B1 (en) Cell-based noise characterization and evaluation
US20100229061A1 (en) Cell-Aware Fault Model Creation And Pattern Generation
EP1812877A1 (en) A method and processor for power analysis in digital circuits
US20220121799A1 (en) Transistor- level defect coverage and defect simulation
US6829755B2 (en) Variable detail automatic invocation of transistor level timing for application specific integrated circuit static timing analysis
De Gyvez Integrated Circuit Defect-Sensitivity: Theory and Computational Models
Kundu et al. Test challenges in nanometer technologies
Khare et al. From contamination to defects, faults and yield loss: simulation and applications
US6820243B1 (en) Hybrid system of static analysis and dynamic simulation for circuit design
Thaker et al. A test evaluation technique for VLSI circuits using register-transfer level fault modeling
US20100162191A1 (en) Method and system for performing cell modeling and selection
Gaitonde et al. Test quality and yield analysis using the DEFAM defect to fault mapper
Gaitonde et al. Hierarchical mapping of spot defects to catastrophic faults-design and applications
Maly et al. Process monitoring oriented IC testing
Chen et al. Processor-level reliability simulator for time-dependent gate dielectric breakdown
Allan et al. Critical area extraction for soft fault estimation
Tam et al. SLIDER: Simulation of layout-injected defects for electrical responses
US6370492B1 (en) Modified design representation for fast fault simulation of an integrated circuit
Mak et al. Cache RAM inductive fault analysis with fab defect modeling
Nelson et al. Extraction of defect density and size distributions from wafer sort test results