[go: up one dir, main page]

Ghaderi et al., 2015 - Google Patents

Nonlinear cognitive signal processing in ultralow-power programmable analog hardware

Ghaderi et al., 2015

Document ID
1021615738367253314
Author
Ghaderi V
Song D
Choma J
Berger T
Publication year
Publication venue
IEEE Transactions on Circuits and Systems II: Express Briefs

External Links

Snippet

This brief presents a programmable ultralow-power analog neural signal processing system. The analog hardware implements a nonlinear model that can replicate and predict, in real time, the temporal neural codes used in complex brain functions. The transistors of the …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H11/00—Networks using active elements
    • H03H11/02—Multiple-port networks
    • H03H11/04—Frequency selective two-port networks
    • H03H11/12—Frequency selective two-port networks using amplifiers with feedback
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers

Similar Documents

Publication Publication Date Title
Basu et al. A floating-gate-based field-programmable analog array
US8595157B2 (en) High-order time encoder based neuron circuit using a hysteresis quantizer, a one bit DAC, and a second order filter
Yu et al. Analog VLSI biophysical neurons and synapses with programmable membrane channel kinetics
Liu et al. A fully synthesized 77-dB SFDR reprogrammable SRMC filter using digital standard cells
Ramírez-Angulo et al. MITE circuits: The continuous-time counterpart to switched-capacitor circuits
Ghaderi et al. Nonlinear cognitive signal processing in ultralow-power programmable analog hardware
Demirkol et al. A low power VLSI implementation of the Izhikevich neuron model
Noack et al. VLSI implementation of a conductance-based multi-synapse using switched-capacitor circuits
Yang et al. Synthesis of high gain operational transconductance amplifiers for closed-loop operation using a generalized controller-based compensation method
Li et al. Analog wavelet transform using multiple-loop feedback switched-current filters and simulated annealing algorithms
Borwankar et al. An analog implementation of fitzhugh-nagumo neuron model for spiking neural networks
Tabarce et al. Programmable analogue VLSI implementation for asymmetric sigmoid neural activation function and its derivative
Noack et al. Synapse dynamics in CMOS derived from a model of neurotransmitter release
Basham et al. A neuromorphic quadratic, integrate, and fire silicon neuron with adaptive gain
Philip et al. Tau-Cell-Based Analog Silicon Retina With Spatio-Temporal Filtering and Contrast Gain Control
Olumodeji et al. Behavioural modelling of memristive devices targeted to sensor interfaces
Wang et al. Scaling for optimum dynamic range and noise-power tradeoff: a review of analog circuit design techniques
Ghaderi et al. A programmable analog subthreshold biomimetic model for bi-directional communication with the brain
Ghaderi et al. Analog low-power hardware implementation of a laguerre-volterra model of intracellular subthreshold neuronal activity
Adhikari et al. Abstract modelling and estimation of a high performance Tobey's PGA
Li et al. A very low power 0.7 V subthreshold fully programmable Gaussian function generator
Nicholson et al. A Statistical Design Approach Using Fixed and Variable Width Transconductors for Positive-Feedback Gain-Enhancement OTAs
Enz et al. Simple Thermal Noise Estimation of Switched Capacitor Circuits Based on OTAs--Part I: Amplifiers with Capacitive Feedback
Srinivasan et al. An adaptive analog synapse circuit that implements the least-mean-square learning rule
AGGARWAL et al. Electronically tunable CCCII and OTA-based fractional-order meminductor emulator and its application