[go: up one dir, main page]

Kitagata et al., 2018 - Google Patents

Design and performance of virtually nonvolatile retention flip-flop using dual-mode inverters

Kitagata et al., 2018

Document ID
9241224736165478330
Author
Kitagata D
Yamamoto S
Sugahara S
Publication year
Publication venue
2018 New Generation of CAS (NGCAS)

External Links

Snippet

We propose a virtually nonvolatile retention flip-flop (VNR-FF) applicable to energy-efficient power-gating systems, which is suitable for SoCs used in smart mobile devices. The proposed VNR-FF can retain its data using ultralow shutdown-state voltage induced by …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G06F1/3287—Power saving by switching off individual functional units in a computer system, i.e. selective power distribution
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used

Similar Documents

Publication Publication Date Title
Zhao et al. High-performance and low-power conditional discharge flip-flop
Jeong et al. Sense-amplifier-based flip-flop with transition completion detection for low-voltage operation
US20030188241A1 (en) CMOS low leakage power-down data retention mechanism
Kaur et al. Strategies & methodologies for low power VLSI designs: A review
Usami et al. Energy efficient write verify and retry scheme for MTJ based flip-flop and application
Kursun et al. Leakage-aware design of nanometer SoC
Yamamoto et al. Nonvolatile flip-flop using pseudo-spin-transistor architecture and its power-gating applications
Yamamoto et al. Nonvolatile delay flip-flop based on spin-transistor architecture and its power-gating applications
Kitagata et al. Design and performance of virtually nonvolatile retention flip-flop using dual-mode inverters
Yoshida et al. Ultralow-voltage retention sram with a power gating cell architecture using header and footer power-switches
Monga et al. Energy-efficient data retention in D flip-flops using STT-MTJ
Liu et al. New MTCMOS flip-flops with simple control circuitry and low leakage data retention capability
Aditya et al. Design of low power shift register using activity-driven optimized clock gating and run-time power gating
Sedighiani et al. A 380 fW leakage data retention flip-flop for short sleep periods
CET Review of low power design techniques for flip-flops
US7592840B2 (en) Domino circuit with disable feature
Krishnamurthy et al. High-performance and low-voltage challenges for sub-45nm microprocessor circuits
Zhang et al. A robust and reconfigurable multi-mode power gating architecture
Solanki et al. Stacked transistor based multimode power efficient MTCMOS full adder design in 90nm CMOS technology
Yamamoto et al. Nonvolatile flip-flop based on pseudo-spin-transistor architecture and its nonvolatile power-gating applications for low-power CMOS logic
Karimiyan et al. Low-power dual-edge triggered state-retention scan flip-flop
Clark et al. Low standby power state storage for sub-130-nm technologies
US20090201063A1 (en) Dynamic semiconductor device
Kitagata et al. Virtually nonvolatile retention SRAM cell using dual-mode inverters
Kumar et al. VLSI designs for low power applications