Hoyme et al., 1992 - Google Patents
SAFEbusHoyme et al., 1992
- Document ID
- 8733911664535266936
- Author
- Hoyme K
- Driscoll K
- Publication year
- Publication venue
- [1992] Proceedings IEEE/AIAA 11th Digital Avionics Systems Conference
External Links
Snippet
SAFEbus is slated to become the first standard backplane bus for commercial avionics. It has been accepted as the draft for ARINC Project Paper 659. SAFEbus is designed to provide communications of all data among the line replaceable modules in the Boeing 777 …
- 238000000638 solvent extraction 0 abstract description 7
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
- G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1658—Data re-synchronization of a redundant component, or initial sync of replacement, additional or spare unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1629—Error detection by comparing the output of redundant processing systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Hoyme et al. | SAFEbus | |
| US6467003B1 (en) | Fault tolerant data communication network | |
| US6052753A (en) | Fault tolerant data bus | |
| US5185877A (en) | Protocol for transfer of DMA data | |
| EP0306209B1 (en) | Dual rail processors with error checking at single rail interfaces | |
| EP0306252B1 (en) | Fault tolerant computer system input/output interface | |
| US5005174A (en) | Dual zone, fault tolerant computer system with error checking in I/O writes | |
| US7890797B2 (en) | Vehicle including a processor system having fault tolerance | |
| US5347559A (en) | Apparatus and method of data transfer between systems using different clocks | |
| US5502728A (en) | Large, fault-tolerant, non-volatile, multiported memory | |
| EP0185609B1 (en) | Coherent interface with wraparound receive and transmit memories | |
| CN106444425B (en) | Design method of TTP/C bus controller for distributed control of aeroengine | |
| US5251227A (en) | Targeted resets in a data processor including a trace memory to store transactions | |
| EP0415552B1 (en) | Protocol for read and write transfers | |
| EP0301498A2 (en) | Fault tolerant digital data processor with improved communications monitoring | |
| EP0415548A2 (en) | Method and apparatus for controlling initiation of bootstrap loading | |
| WO1997046941A9 (en) | Digital data processing methods and apparatus for fault isolation | |
| US5048022A (en) | Memory device with transfer of ECC signals on time division multiplexed bidirectional lines | |
| WO1999036847A2 (en) | Fault tolerant computing system using instruction counting | |
| US6275503B1 (en) | Method for transmitting large information packets over networks | |
| EP0411805B1 (en) | Bulk memory transfer during resync | |
| Hoyme et al. | SAFEbus (for avionics) | |
| EP0416732B1 (en) | Targeted resets in a data processor | |
| Fletcher | Progression of an open architecture: from Orion to Altair and LSS | |
| Smith Jr et al. | Development and evaluation of a fault-tolerant multiprocessor (FTMP) computer. Volume 1: FTMP principles of operation |