Priya et al., 2016 - Google Patents
Asynchronous Domino Logic Pipeline Based ECRLPriya et al., 2016
View PDF- Document ID
- 8628149542721560505
- Author
- Priya K
- Indhumathi A
- Chandrasekar R
- Publication year
- Publication venue
- Research Journal of Advanced Engineering and Science
External Links
Snippet
This project presents a high-throughput and ultralowpower asynchronous domino logic pipeline design method, targeting to latch-free and extremely fine-grain or gate-level design. The data paths are composed of a mixture of dual-rail and single-rail domino gates. Dual-rail …
- 239000000203 mixture 0 abstract description 3
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/096—Synchronous circuits, i.e. using clock signals
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
- H03K3/012—Modifications of generator to improve response time or to decrease power consumption
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Action, measure or step performed to reduce power consumption
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
- H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8207758B2 (en) | Ultra-low power multi-threshold asynchronous circuit design | |
| Shinghal et al. | Adiabatic logic circuits: a retrospect | |
| CA2117027A1 (en) | Adiabatic dynamic logic | |
| Sharma et al. | Area and power analysis of adiabatic 2× 1 multiplexer design on 65nm CMOS technology | |
| Gavaskar et al. | Low power design of 4-bit simultaneous counter using digital switching circuits for low range counting applications | |
| Sanadhya et al. | Study of adiabatic logic-based combinational and sequential circuits for low-power applications | |
| Cooke et al. | Energy recovery clocking scheme and flip-flops for ultra low-energy applications | |
| Patel et al. | Comparative analysis of adiabatic logic techniques | |
| Priya et al. | Asynchronous Domino Logic Pipeline Based ECRL | |
| LaFrieda et al. | Reducing power consumption with relaxed quasi delay-insensitive circuits | |
| Gupta et al. | Implementation of reversible logic gates using adiabatic logic | |
| JPWO2007077928A1 (en) | Dynamic semiconductor device | |
| Khindri et al. | Low Power ALU using Wave Shaping Diode Adiabatic Logic | |
| US6316962B1 (en) | Reversible adiabatic logic circuit and pipelined reversible adiabatic logic apparatus employing the same | |
| Singh et al. | Performance Analysis of 1-Bit Full Adder CMOS Using Bridge Style Logic | |
| Renganayaki et al. | Design and implementation of a reversible logic circuit and its power analysis using conventional CMOS and adiabatic logic | |
| Sharma et al. | Design of a low power Adiabatic Logic based Johnson Counter | |
| Zhou et al. | An energy-efficient power-gating adiabatic circuits using transmission gate switches | |
| Tiwari et al. | Power gating technique for reducing leakage power in digital asynchronous GasP circuits | |
| Cutitaru et al. | New single-phase adiabatic logic family | |
| Kishore et al. | Design and validation of domino cmos d flip flop at 16nm regime | |
| Billa et al. | Design and implementation of 4-bit synchronous upcounter using GPDK 45 technology | |
| Arunya et al. | Design Of 3 bit synchronous Counter using DLDFF | |
| Singh et al. | A review of constant delay logic at 90nm cmos technology | |
| Kanchana | Energy Recovery Circuit Design for Low Power VLSI |