[go: up one dir, main page]

Casamayor, 2004 - Google Patents

A First Approach to IBIS Models: What They Are and How They Are Generated

Casamayor, 2004

View PDF
Document ID
7447063172999136269
Author
Casamayor M
Publication year
Publication venue
AN-715Application Note, Analog Device

External Links

Snippet

Saving time and reducing costs are key factors when designing systems. Modeling provides system designers with a useful tool to simulate the design before prototyping. This is the case in high speed systems where signal integrity simulations are performed to analyze the …
Continue reading at docs.ampnuts.ru (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application

Similar Documents

Publication Publication Date Title
Tripathi et al. A review on power supply induced jitter
US6292766B1 (en) Simulation tool input file generator for interface circuitry
US20020188915A1 (en) Circuit and method for modeling I/O
US8560294B1 (en) Method and apparatus for an automated input/output buffer information specification model generator
Turgis et al. A novel macromodel for power estimation in CMOS structures
Signorini et al. Present and future of I/O-buffer behavioral macromodels
Badaroglu et al. Digital circuit capacitance and switching analysis for ground bounce in ICs with a high-ohmic substrate
KR100398850B1 (en) Power model for emi simulation to semiconductor integrated circuit, method of designing the power model, emi simulator, and storage medium storing the same as well as power model design support system
US8180600B2 (en) Input/output buffer information specification (IBIS) model generation for multi-chip modules (MCM) and similar devices
Knoth et al. Current source modeling for power and timing analysis at different supply voltages
Ding et al. IBIS model simulation accuracy improvement by including power-supply-induced jitter effect
Casamayor A First Approach to IBIS Models: What They Are and How They Are Generated
Cuny SPICE and IBIS modeling kits the basis for signal integrity analyses
Naga et al. Design and development of an ASIC standard cell library using 90nm technology node
Yang et al. Enhancement of IBIS modeling capability in simutanous switching noise (SSN) and other power integrity related simulations-proposal, implementation, and validation
Ranjitha et al. Rtl power estimation: Early design cycle approach for soc power sign-off
Varma et al. Simultaneous switching noise in IBIS models
US20170024504A1 (en) Logical to Multi-Variable-Record Connect Element to Interface Logical Signals Between Analog and Digital Simulations
Peters IBIS forum I/O buffer modeling cookbook
Kouroussis et al. Voltage-aware static timing analysis
Jain et al. EmpowerSoC: An Open-Source Power Analysis Engine based on Qflow
Huq Effective signal integrity analysis using ibis models
Angulo et al. IBIS MODELING COOKBOOK Version 4.0
Huang et al. Studying an approach solution of i/o buffer information specification (IBIS) model
KR100503426B1 (en) Method for extracting time coefficient and SPICE behavioral model in IBIS model