ATA et al., 2015 - Google Patents
Protocol DescriptionATA et al., 2015
View PDF- Document ID
- 7180470085653460477
- Author
- ATA S
- SAS S
- Radio C
- Publication year
External Links
Snippet
Transceiver Architecture for Arria II Devices, Arria II Device Handbook, Volume 2 Page 1 Arria II
Device Handbook Volume 2: Transceivers February 2015 AIIGX52001-4.6 Subscribe © 2015
Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX …
- 230000001702 transmitter 0 abstract description 136
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0266—Arrangements for providing Galvanic isolation, e.g. by means of magnetic or capacitive coupling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
- H04L25/08—Modifications for reducing interference; Modifications for reducing effects due to line faults; Receiver end arrangements for detecting or overcoming line faults
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
- H04L25/14—Channel dividing arrangements in which a single bit stream is divided between several baseband channels and reassembled at the receiver
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/45—Transmitting circuits; Receiving circuits using electronic distributors
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels; Baseband coding techniques specific to data transmission systems
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L5/00—Arrangements affording multiple use of the transmission path
- H04L5/14—Two-way operation using the same type of signal, i.e. duplex
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. local area networks [LAN], wide area networks [WAN]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8473640B2 (en) | System and method for implementing a single chip having a multiple sub-layer PHY | |
| US7724815B1 (en) | Method and apparatus for a programmably terminated receiver | |
| EP1388975B1 (en) | System and method for data transition control in a multirate communication system | |
| US7472318B2 (en) | System and method for determining on-chip bit error rate (BER) in a communication system | |
| US8090047B2 (en) | System and method for programmably adjusting gain and frequency response in a 10-gigabit ethernet/fibre channel system | |
| US7463706B2 (en) | System and method for performing on-chip synchronization of system signals utilizing off-chip harmonic signal | |
| ATA et al. | Protocol Description | |
| US8737492B1 (en) | Methods, systems and circuits for cancelling reflections on a channel | |
| GXBL | Transceiver Architecture | |
| Handbook | This chapter provides details about Stratix® IV GX and GT transceiver architecture, transceiver channels, available modes, and a description of transmitter and receiver channel datapaths. f For information about upcoming Stratix IV device features, refer to the Upcoming | |
| LIST | INPUT & OUTPUT | |
| Device | Transceiver Architecture in Stratix V Devices | |
| Handbook | Volume 3: Transceiver Configuration Guide | |
| Guide | Section I. Stratix II GX Transceiver User Guide | |
| Reconfiguration | Standard PCS Architecture | |
| Handbook | This chapter describes the options you can choose in the ALTGX MegaWizard™ Plug-In Manager in the Quartus® II software to configure Stratix® IV GX and GT devices in different functional modes. The MegaWizard Plug-In Manager in the Quartus II software creates or modifies design files that contain custom megafunction variations that can then be instantiated | |
| Arria | 8B/10B Decoder | |
| Handbook | Section I. Stratix II GX Device Data Sheet | |
| Hard | Transceiver Protocol Configurations in Cyclone V Devices | |
| Yeh et al. | A PCI-express Gen 2 transceiver with adaptive 2-Tap DFE for up to 12-meter external cabling | |
| Controller | Stratix V GT Device Configurations | |
| Guide | Interface Products | |
| Devices | Transceiver Protocol Configurations in | |
| PCS | PIPE x4 Configuration | |
| Slip et al. | Low Latency Custom Configuration Channel Options |