Wang et al., 2012 - Google Patents
Surface measurement of GLSI wafer with copper interconnects after CMPWang et al., 2012
- Document ID
- 7076142536184557384
- Author
- Wang R
- Pan G
- Wang J
- Yang R
- Liu Y
- Publication year
- Publication venue
- Advanced Materials Research
External Links
Snippet
Chemical mechanical polishing (CMP) is the best global planarization technology of GLSI process. After CMP process, there may appear large roughness, micro scratch, dishing pit, erosion pit, with-in-wafer-non-uniformity (WIWNU), organic contamination, particles and …
- 239000010949 copper 0 title abstract description 26
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01N—INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
- G01N21/00—Investigating or analysing materials by the use of optical means, i.e. using infra-red, visible or ultra-violet light
- G01N21/84—Systems specially adapted for particular applications
- G01N21/88—Investigating the presence of flaws or contamination
- G01N21/95—Investigating the presence of flaws or contamination characterised by the material or shape of the object to be examined
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
- H01L22/14—Measuring as part of the manufacturing process for electrical parameters, e.g. resistance, deep-levels, CV, diffusions by electrical means
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
- H01L22/12—Measuring as part of the manufacturing process for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01B—MEASURING LENGTH, THICKNESS OR SIMILAR LINEAR DIMENSIONS; MEASURING ANGLES; MEASURING AREAS; MEASURING IRREGULARITIES OF SURFACES OR CONTOURS
- G01B11/00—Measuring arrangements characterised by the use of optical means
- G01B11/02—Measuring arrangements characterised by the use of optical means for measuring length, width or thickness
- G01B11/06—Measuring arrangements characterised by the use of optical means for measuring length, width or thickness for measuring thickness, e.g. of sheet material
- G01B11/0616—Measuring arrangements characterised by the use of optical means for measuring length, width or thickness for measuring thickness, e.g. of sheet material of coating
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Hong et al. | Ultralow-dielectric-constant amorphous boron nitride | |
| TW513553B (en) | Line profile asymmetry measurement using scatterometry | |
| Vartanian et al. | Metrology needs for through-silicon via fabrication | |
| CN110326094B (en) | Three-dimensional calibration structure and method for measuring buried defects on three-dimensional semiconductor wafers | |
| Airaksinen | Silicon wafer and thin film measurements | |
| Villarrubia et al. | Intercomparison of SEM, AFM, and electrical linewidths | |
| Wang et al. | Surface action mechanism and design considerations for the mechanical integrity of Cu/Low K BEOL interconnect during chemical mechanical polishing process | |
| Okamoto et al. | Detection of 30–40-nm particles on bulk-silicon and SOI wafers using deep UV laser scattering | |
| Wang et al. | Surface measurement of GLSI wafer with copper interconnects after CMP | |
| Li et al. | Comprehensive characterization of TSV etching performance with phase-contrast X-ray microtomography | |
| Brun et al. | Defect inspection challenges and solutions for ultra-thin SOI | |
| CN111261538A (en) | Wafer inspection method and inspection equipment | |
| CN104034296A (en) | Detection method for thickness of monocrystalline silicon surface scratch damaged layer | |
| Wang et al. | Study on CMP test technology of 65 nm and below node wafers with copper interconnects | |
| Trujillo-Sevilla et al. | Wave front phase imaging of wafer geometry using high pass filtering to reveal nanotopography | |
| Trujillo-Sevilla et al. | High speed roughness measurement on blank silicon wafers using wave front phase imaging | |
| Kong et al. | Thermally induced void growth in through-silicon vias | |
| Diebold et al. | Interconnect metrology roadmap: status and future | |
| Linholm et al. | Measurement of patterned film linewidth for interconnect characterization | |
| Naradipa et al. | Unraveling metallic contaminants in complex polyimide heterostructures using deep ultraviolet spectroscopic ellipsometry | |
| Li et al. | A review of SiC wafers in-line detection method in power device fabrication | |
| Xu et al. | A Novel Deprocessing Technique for Revealing Transistor-Level Damage on 7nm FinFET Devices | |
| Trujillo-Sevilla et al. | Roughness and nanotopography measurement of a Silicon Wafer using Wave Front Phase Imaging: High speed single image snapshot of entire wafer producing sub nm topography data | |
| Li et al. | Characterization of polished silicon wafer surfaces and its light scattering analysis using the FDTD method | |
| Muller et al. | Imaging and spectroscopy of individual atoms, clusters |