Tallapaneni et al., 2024 - Google Patents
Synergizing AI and CPU: Empowering Next-Generation ComputingTallapaneni et al., 2024
View PDF- Document ID
- 573172527187674671
- Author
- Tallapaneni K
- Bhardwaj H
- Kajla A
- Reddy P
- Krishna M
- Kaushik P
- Publication year
- Publication venue
- Authorea Preprints
External Links
Snippet
The aim of this study, therefore, is to reinvent the future of computing systems in terms of performance, efficiency, and adaptability by identifying the “frontier” of AI-driven innovations in CPU design.* This document surveys front-end optimizations driven by AI, new …
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5061—Partitioning or combining of resources
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Programme initiating; Programme switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
- G06F9/4881—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/04—Architectures, e.g. interconnection topology
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
- G06N99/005—Learning machines, i.e. computer in which a programme is changed according to experience gained by the machine itself during a complete run
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Action, measure or step performed to reduce power consumption
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N5/00—Computer systems utilising knowledge based models
- G06N5/02—Knowledge representation
- G06N5/022—Knowledge engineering, knowledge acquisition
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06Q—DATA PROCESSING SYSTEMS OR METHODS, SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL, SUPERVISORY OR FORECASTING PURPOSES, NOT OTHERWISE PROVIDED FOR
- G06Q10/00—Administration; Management
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Zhang et al. | Efficient federated learning for cloud-based AIoT applications | |
| Song et al. | In-situ ai: Towards autonomous and incremental deep learning for iot systems | |
| Zhou et al. | Transferable graph optimizers for ml compilers | |
| Grzonka et al. | Artificial neural network support to monitoring of the evolutionary driven security aware scheduling in computational distributed environments | |
| Rodzin | Smart dispatching and metaheuristic swarm flow algorithm | |
| Yong et al. | A novel bat algorithm based on cross boundary learning and uniform explosion strategy | |
| You et al. | Scaling support vector machines on modern HPC platforms | |
| US20190286971A1 (en) | Reconfigurable prediction engine for general processor counting | |
| Lv et al. | The firefly algorithm with Gaussian disturbance and local search | |
| Burhanuddin | Efficient hardware acceleration techniques for deep learning on edge devices: a comprehensive performance analysis | |
| Kiamari et al. | Gcnscheduler: scheduling distributed computing applications using graph convolutional networks | |
| Kumar et al. | GPU based parallel cooperative particle swarm optimization using C-CUDA: a case study | |
| Chen et al. | Emat: an efficient multi-task architecture for transfer learning using reram | |
| Umbarkar et al. | OpenMP teaching-learning based optimization algorithm over multi-core system | |
| Prakash et al. | A comprehensive survey of trending tools and techniques in deep learning | |
| Vedula et al. | Efficient Resource Management for Real-Time AI Systems in the Cloud using Reinforcement Learning | |
| Tallapaneni et al. | Synergizing AI and CPU: Empowering Next-Generation Computing | |
| Anusree et al. | Understanding chaotic neural networks: A comprehensive review | |
| Zhang et al. | XNORCONV: CNNs accelerator implemented on FPGA using a hybrid CNNs structure and an inter‐layer pipeline method | |
| Zhang et al. | Multi-exit dnn inference acceleration for intelligent terminal with heterogeneous processors | |
| US20230409982A1 (en) | Artificial neural network emulation of hotspots | |
| Liu et al. | Vision Transformer-based overlay processor for Edge Computing | |
| Choe et al. | Improved hybrid symbiotic organism search task-scheduling algorithm for cloud computing | |
| Mohanan et al. | A multi objective DB-RNN based core prediction and resource allocation scheme for multicore processors | |
| Sultan et al. | Advanced Computation Techniques for Complex AI Algorithms |