Mozetič et al., 1991 - Google Patents
Model-based analogue circuit diagnosis with CLP (R)Mozetič et al., 1991
- Document ID
- 481053868840854679
- Author
- Mozetič I
- Holzbaur C
- Novak F
- Santo-Zarnik M
- Publication year
- Publication venue
- Verteilte Künstliche Intelligenz und kooperatives Arbeiten: 4. Internationaler GI-Kongreß Wissensbasierte Systeme München, 23.–24. Oktober 1991 Proceedings
External Links
Snippet
Abstract Model-based diagnosis is the activity of locating malfunctioning components of a system solely on the basis of its structure and behavior. Diagnostic systems usually rely on qualitative models and reason by local constraint propagation methods. However, there is a …
- 210000003967 CLP 0 title abstract description 37
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2257—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using expert systems
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/30—Marginal testing, e.g. varying supply voltage
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B23/00—Testing or monitoring of control systems or parts thereof
- G05B23/02—Electric testing or monitoring
- G05B23/0205—Electric testing or monitoring by means of a monitoring system capable of detecting and responding to faults
- G05B23/0218—Electric testing or monitoring by means of a monitoring system capable of detecting and responding to faults characterised by the fault detection method dealing with either existing or incipient faults
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B17/00—Systems involving the use of models or simulators of said systems
- G05B17/02—Systems involving the use of models or simulators of said systems electric
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N5/00—Computer systems utilising knowledge based models
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Binu et al. | A survey on fault diagnosis of analog circuits: Taxonomy and state of the art | |
| Deb et al. | Multi-signal flow graphs: a novel approach for system testability analysis and fault diagnosis | |
| US5157668A (en) | Method and apparatus for locating faults in electronic units | |
| KR930004437B1 (en) | How to form an expert system for diagnosing system failures | |
| Pipitone | The FIS electronics troubleshooting system | |
| Voorakaranam et al. | Hierarchical specification-driven analog fault modeling for efficient fault simulation and diagnosis | |
| Fedi et al. | On the application of symbolic techniques to the multiple fault location in low testability analog circuits | |
| Saab et al. | LIMSoft: Automated tool for sensitivity analysis and test vector generation | |
| Ramadoss et al. | Test generation for mixed-signal devices using signal flow graphs | |
| You et al. | Analog system-level fault diagnosis based on a symbolic method in the frequency domain | |
| Mozetič et al. | Model-based analogue circuit diagnosis with CLP (R) | |
| Nagi et al. | Hierarchical fault modeling for linear analog circuits | |
| Visweswariah et al. | Model development and verification for high level analog blocks | |
| Wey et al. | On the implementation of an analog ATPG: The nonlinear case | |
| Chakrabarti et al. | Fault diagnosis for mixed-signal electronic systems | |
| Mitra et al. | Combinational logic synthesis for diversity in duplex systems | |
| Balivada et al. | A unified approach for fault simulation of linear mixed-signal circuits | |
| Holzbaur et al. | Model-Based Analogue Circuit Diagnosis with CLP (<) | |
| Abderrahman et al. | CLP-based multifrequency test generation for analog circuits | |
| Novak et al. | Enhancing design-for-test for active analog filters by using CLP | |
| Franco | Experiences gained using the navy's IDSS weapon system testability analyzer | |
| Zilch et al. | A versatile test set generation tool for structural analog circuit testing | |
| US5831437A (en) | Test generation using signal flow graphs | |
| Novak et al. | Enhancing design-for-test for active analog filters by using CLP (ℜ) | |
| Sen et al. | Simulation-based testability analysis and fault diagnosis |