Verilog FPGA re-implementation of MIT CADR lisp machine
This is a re-write of the MIT CADR verilog, with more rational clocking and synchronous rams.
It includes a little nios cpu which was used to debug the dram and mmc code.
It boots a load band and runs a 4C7A s a lisp machine.