8000 Tags · rnshah9/dyninst · GitHub
[go: up one dir, main page]

Skip to content

Tags

Tags

v12.1.0

Toggle v12.1.0's commit message

Verified

This commit was created on GitHub.com and signed with GitHub’s verified signature. The key has expired.
Documentation update for v12.1.0 (dyninst#1216)

v12.1.0-rc3

Toggle v12.1.0-rc3's commit message

Verified

This commit was created on GitHub.com and signed with GitHub’s verified signature. The key has expired.
Docker: simplify build script (dyninst#1212)

* Use CMake's -S instead of undocumented -H

* Remove log captures

The reports are best used within the context of the PR, so storing them
in the dashboard wouldn't be much use.

* Reduce duplication of directory names

* Use CMake commands to build/install

* Separate build and install trees for Dyninst

* Separate build and install directories for test suite

* Simplify 'git pull' for test suite

* Explicitly override test suite install directory

The test suite reads Dyninst's cache which poisons the CMAKE_INSTALL_PREFIX. This overrides that and then puts the test files in the root install directory.

v12.1.0-rc2

Toggle v12.1.0-rc2's commit message
10BC8

Verified

This commit was created on GitHub.com and signed with GitHub’s verified signature. The key has expired.
Code clean up for AMDGPU (dyninst#1205)

* Update the code layout for vega headers

* Remove unused cda headers

* remove duplicate cdna2 headers in instructionAPI

v12.1.0-rc1

Toggle v12.1.0-rc1's commit message

Verified

This commit was created on GitHub.com and signed with GitHub’s verified signature. The key has expired.
Add Support for AMDGPU CDNA2 Architectures based on XML ISA spec (dyn…

…inst#1107)

Add Initial Support for cdna based on the lastest version of XML file ( 20210720 )

Added new register names based on the latest xml-isa drop

Decoder implementation updated based on the latest xml-isa drop

renumbered registers to make low registers have the same value as full register (or its super set)

add larger memoery types for representing consecutive registers used as a single operand

Modify the format function to output multiple registers as a single operand correctly, handling for certain registers are still being worked on

split register-vector into multiple registers

v12.0.1

Toggle v12.0.1's commit message
Documentation updates for 12.0.1 release

v12.0.0

Toggle v12.0.0's commit message

Verified

This commit was created on GitHub.com and signed with GitHub’s verified signature. The key has expired.
Documentation update for 12.0.0 release (dyninst#1151)

Co-authored-by: Tim Haines <thaines@cs.wisc.edu>

v11.0.1

Toggle v11.0.1's commit message

Verified

This commit was created on GitHub.com and signed with GitHub’s verified signature. The key has expired.
Prep for release 11.0.1 (dyninst#1053)

* Update CHANGELOG

* Bump version to 11.0.1

v11.0.0

Toggle v11.0.0's commit message

Verified

This commit was created on GitHub.com and signed with GitHub’s verified signature. The key has expired.
Documentation updates for v11.0.0 release (dyninst#1016)

* Update CHANGELOG

* Set version in cmake/shared.cmake

* Update docs

v10.2.1

Toggle v10.2.1's commit message

Verified

This commit was created on GitHub.com and signed with GitHub’s verified signature. The key has expired.
V10.2.1 release updates (dyninst#842)

* Update CHANGELOG for v10.2.1 release
* Update version number for v10.2.1 release

v10.2.0

Toggle v10.2.0's commit message
Dyninst 10.2.0 Release

0