[go: up one dir, main page]

Follow
Dibyendu Chowdhury
Dibyendu Chowdhury
Assistant Professor of Electronics & Communication Engineering, Haldia Institute of Technology
Verified email at hithaldia.ac.in
Title
Cited by
Cited by
Year
A novel dielectric modulated gate-stack double-gate metal-oxide-semiconductor field-effect transistor-based sensor for detecting biomolecules
D Chowdhury, BP De, B Appasani, NK Singh, R Kar, D Mandal, N Bizon, ...
Sensors 23 (6), 2953, 2023
172023
Performance assessment of graded channel gate-stack based double gate MOSFET for bio-sensing applications
D Chowdhury, BP De, SK Maity, NK Singh, R Kar, D Mandal
Silicon 15 (4), 1679-1689, 2023
92023
Optimisation of sub-threshold and saturation parameters of gate stack double gate (GSDG) MOSFET using Moth-Flame optimization algorithm
D Chowdhury, BP De, S DasMahapatra, M Maiti, R Kar, D Mandal
Materials Today: Proceedings 79, 308-315, 2023
62023
Study the Liquid Surface Capillary Wave Profile by Optical Method
D Chowdhury, S Bhunia, TK Barik
62013
Optimization of Electrical Parameters for the Gate Stack Double Gate (GSDG) MOSFET using Simplex-PSO Algorithm
D Chowdhury, BP De, KB Maji, S Ghosh, R Kar, D Mandal
2019 Devices for Integrated Circuit (DevIC), 334-336, 2019
52019
Design and analysis of microwave stepped impedance low pass filter for Bluetooth application
A Das, A Roy, K Roy, A Bhattacharyya, D Chowdhury, S Paul
2015 IEEE International Conference on Electrical, Computer and Communication …, 2015
52015
Optimization of Subthreshold Parameters for Graded Channel Gate Stack Double Gate (GCGSDG) MOSFET Using Craziness-Based Particle Swarm Optimization Algorithm
D Chowdhury, BP De, KB Maji, S Ghosh, R Kar, D Mandal, S Bhunia
International Conference on Communication, Devices and Computing, 203-211, 2019
42019
CURRENT CONCEPTS OF DIAGNOSIS, MANAGEMENT AND PROGNOSIS OF GUILLAIN BARRE SYNDROME
D Chowdhury, A Rohatgi, SNA Rizvi, NP Singh
Journal of Association of Physicians of India 45 (3), 205-210, 1997
41997
Optimization of Subthreshold Parameters of Graded-Channel Gate-Stack Double-Gate (GC-GS-DG) MOSFET Using PSO-CFIWA
D Chowdhury, BP De, S Ghosh, NK Singh, R Kar, D Mandal
Micro and Nanoelectronics Devices, Circuits and Systems: Select Proceedings …, 2022
32022
An evolutionary approach based optimization of small signal parameters for GSDG MOSFET
D Chowdhury, BP De, KB Maji, R Kar, D Mandal
2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM (VLSI DCS), 146-149, 2020
32020
A coding based approach to load flow analysis using krylov subspace methods for well conditioned systems
D Chowdhury, S Singha
Int. J. Soft Comput. Eng 1 (6), 158-161, 2012
32012
Optimized Gate Metal Variant Structure for Graded-Channel (GC) Gate-Stack (GS) Double-Gate (DG) MOSFET to Enhance Switching Speed, Analog and RF Performance: D. Chowdhury et al.
D Chowdhury, S DasMahapatra, BP De, M Maiti, R Kar, D Mandal, ...
Journal of Electronic Materials 54 (5), 3480-3493, 2025
22025
Application of PSO Variants for Optimal Design of Two-Stage CMOS Op-amp with Robust Bias Circuit
SPG Bishnu Prasad De, K. B. Maji, Dibyendu Chowdhury, R. Kar, D. Mandal
Lecture Notes in Electrical Engineering 470, 263-272, 2017
2*2017
A New Digital Watermarking Scheme for Secret Audio Message Transmission
PM Supriyo De, Dibyendu Chowdhury, Sourav Ghosh
National Conference on Advanced Communication Systems and Design Techniques …, 2011
2*2011
Design and analysis of a notched super wide band antenna for wireless communication
A Roy, T Sinha, K Roy, D Chowdhury, S Mukherjee, S Bhunia
Sumy State University, 2025
12025
Optical Response in Strained Type-II AlInAs/AlSb Ultrathin QW Heterostructure
AK Singh, R Singh, D Chowdhury, A Rathi
Flexible Electronics for Electric Vehicles: Select Proceedings of FlexEV …, 2022
12022
Design and Temperature Analysis of Si0.8Ge0.2-Based Extended Gate Gate-All-Around TFET
DC N.K. Singh, R. Kar, D. Mandal
Lecture Notes in Electrical Engineering 904, 31-39, 2022
1*2022
Optimization Algorithm
D Chowdhury, BP De, KB Maji, S Ghosh, R Kar, D Mandal
Proceedings of the 2nd International Conference on Communication, Devices …, 2019
12019
Relative Performance Analysis of Different CMOS Full Adder Circuits
JB Madhuresh Suman, Jagannath Samanta,Dibyendu Chowdhury
International Journal of Computer Applications 114 (6), 8-14, 2015
1*2015
Design and Implementation of Public Key Steganography
A Ghorai, D Chowdhury, S Das
International Journal of Soft Computing and Engineering (IJSCE) http …, 2011
12011
The system can't perform the operation now. Try again later.
Articles 1–20