[go: up one dir, main page]

TWI266191B - Clock pulse adjusting device and method thereof - Google Patents

Clock pulse adjusting device and method thereof

Info

Publication number
TWI266191B
TWI266191B TW092124670A TW92124670A TWI266191B TW I266191 B TWI266191 B TW I266191B TW 092124670 A TW092124670 A TW 092124670A TW 92124670 A TW92124670 A TW 92124670A TW I266191 B TWI266191 B TW I266191B
Authority
TW
Taiwan
Prior art keywords
clock
frequency
clock signal
adjusting device
pll
Prior art date
Application number
TW092124670A
Other languages
English (en)
Other versions
TW200511017A (en
Inventor
Wen-Shiung Weng
Ming-Chun Chang
Chi-Kung Kuan
Yi-Shu Chang
Sheng-Kai Chen
Original Assignee
Realtek Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Realtek Semiconductor Corp filed Critical Realtek Semiconductor Corp
Priority to TW092124670A priority Critical patent/TWI266191B/zh
Priority to US10/933,896 priority patent/US7249275B2/en
Publication of TW200511017A publication Critical patent/TW200511017A/zh
Application granted granted Critical
Publication of TWI266191B publication Critical patent/TWI266191B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Microcomputers (AREA)
  • Information Transfer Systems (AREA)
TW092124670A 2003-09-05 2003-09-05 Clock pulse adjusting device and method thereof TWI266191B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW092124670A TWI266191B (en) 2003-09-05 2003-09-05 Clock pulse adjusting device and method thereof
US10/933,896 US7249275B2 (en) 2003-09-05 2004-09-03 Clock generating device and method for executing overclocking operation

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW092124670A TWI266191B (en) 2003-09-05 2003-09-05 Clock pulse adjusting device and method thereof

Publications (2)

Publication Number Publication Date
TW200511017A TW200511017A (en) 2005-03-16
TWI266191B true TWI266191B (en) 2006-11-11

Family

ID=34225678

Family Applications (1)

Application Number Title Priority Date Filing Date
TW092124670A TWI266191B (en) 2003-09-05 2003-09-05 Clock pulse adjusting device and method thereof

Country Status (2)

Country Link
US (1) US7249275B2 (zh)
TW (1) TWI266191B (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI512425B (zh) * 2008-12-05 2015-12-11 Micro Star Int Co Ltd Computer motherboard with automatic adjustment of hardware parameter values

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7716501B2 (en) * 2006-06-30 2010-05-11 Advanced Micro Devices, Inc. Method of providing a customer with increased integrated circuit performance
CN101271413B (zh) * 2007-03-21 2011-12-14 鸿富锦精密工业（深圳）有限公司 计算机运行状态侦测及处理方法和系统
US20090108817A1 (en) * 2007-10-30 2009-04-30 Topower Computer Industrial Co., Ltd. Method for actuation by boosting power source voltage
TWI391808B (zh) * 2008-04-18 2013-04-01 Asustek Comp Inc 超頻模組及電腦系統及其超頻方法
CN101676879A (zh) * 2008-09-17 2010-03-24 鸿富锦精密工业（深圳）有限公司 超频能力测试系统及方法
TWI398752B (zh) * 2009-04-30 2013-06-11 Asustek Comp Inc 中央處理器的超頻控制方法和超頻控制程式
TW201044136A (en) * 2009-06-12 2010-12-16 Micro Star Int Co Ltd External frequency adjustment methods and systems, and computer program products thereof
US12013719B2 (en) * 2020-10-30 2024-06-18 Intel Corporation Methods and apparatus to dynamically configure overclocking frequency

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69331061T2 (de) * 1992-08-10 2002-06-06 Monolithic System Tech Inc Fehlertolerantes hierarchisiertes Bussystem
US5455931A (en) * 1993-11-19 1995-10-03 International Business Machines Corporation Programmable clock tuning system and method
DE69801827T2 (de) * 1998-11-14 2002-03-28 Agilent Technologies, Inc. (N.D.Ges.D.Staates Delaware) Taktgenerator
US6535986B1 (en) * 2000-03-14 2003-03-18 International Business Machines Corporation Optimizing performance of a clocked system by adjusting clock control settings and clock frequency
TW522297B (en) * 2000-03-17 2003-03-01 Micro Star Int Co Ltd Automatic over-clock method for CPU
US6963992B1 (en) * 2000-09-28 2005-11-08 Cypress Semiconductor Corp. Method and apparatus to generate clock and control signals for over-clocking recovery in a PLL
US6952790B2 (en) * 2001-03-30 2005-10-04 Intel Corporation System for varying timing between source and data signals in a source synchronous interface

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI512425B (zh) * 2008-12-05 2015-12-11 Micro Star Int Co Ltd Computer motherboard with automatic adjustment of hardware parameter values

Also Published As

Publication number Publication date
US7249275B2 (en) 2007-07-24
TW200511017A (en) 2005-03-16
US20050055597A1 (en) 2005-03-10

Similar Documents

Publication Publication Date Title
CN101150316B (zh) 一种多通道时钟同步方法及系统
JPH0715322A (ja) クロック整合回路を有する集積回路と発振器により生成されたクロック出力信号と基準クロック信号とを整合する方法
TW200701649A (en) Phase locked loop circuit and method of locking a phase
WO2002025417A8 (en) Methods and apparatus for generating high-frequency clocks deterministically from a low frequency system reference clock
AU2100301A (en) Frequency division/multiplication with jitter minimization
TW200419910A (en) Method and device for generating a clock signal having predetermined clock signal properties
TWI266191B (en) Clock pulse adjusting device and method thereof
TW200610277A (en) Circuits and methods for recovering a clock signal
AU2002223551A1 (en) Multi-mode radio communications device using a common reference oscillator
WO2007143650A3 (en) Method and apparatus for reducing oscillation in synchronous circuits
TW200723703A (en) Damping coefficient variation devices, adjustable oscillators, phase locked loop circuits, and damping coefficient variation methods
MY152626A (en) Apparatus and methods for frequency control in a multi-output frequency synthesizer
GB2393611B8 (en) Method of and apparatus for reducing frequency errors associated with an inter-system scan
NO20000574L (no) Trinnstyrt frekvens-syntetisator
WO2003065586A3 (en) Phase-locked-loop with reduced clock jitter
ATE232663T1 (de) Phasenregelkreis und verfahren zum automatischen einrasten auf einer veränderlichen eingangsfrequenz
US6449728B1 (en) Synchronous quad clock domain system having internal and external sample logic units matching internal and external sample signatures to a pattern corresponding to a synchronous multiple ratio
US20110248733A1 (en) Test apparatus and test method
WO2004019378B1 (en) Method and apparatus for avoiding spurious signal receiver desensitizing
WO2001047122A3 (en) Apparatus for selectively disabling clock distribution
TW200721688A (en) Phase lock circuit
JP6601102B2 (ja) クロック調整回路および通信端末
TW200616340A (en) Phase lock loop and control method thereof
EP1404051A3 (en) System and method for clock synchronization of multi-channel baud-rate timing recovery systems
JP5338185B2 (ja) 音響信号処理装置

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent