[go: up one dir, main page]

Skip to main content

VLSI Chip Design with the Hardware Description Language VERILOG

An Introduction Based on a Large RISC Processor Design

  • Book
  • © 1996

Overview

  • 3232 Accesses

  • 14 Citations

This is a preview of subscription content, log in via an institution to check access.

Access this book

Softcover Book EUR 52.74
Price includes VAT (France)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

About this book

The art of transforming a circuit idea into a chip has changed permanently. Formerly, the electrical, physical and geometrical tasks were predominant. Later, mainly net lists of gates had to be constructed. Nowadays, hardware description languages (HDL) similar to programming languages are central to digital circuit design. HDL-based design is the main subject of this book.
After emphasizing the economic importance of chip design as a key technology, the book deals with VLSI design (Very Large Scale Integration), the design of modern RISC processors, the hardware description language VERILOG, and typical modeling techniques. Numerous examples as well as a VERILOG training simulator are included on a disk.

Similar content being viewed by others

Table of contents (11 chapters)

  1. Introduction

  2. Design of VLSI Circuits

  3. RISC Architectures

  4. Short Introduction to VERILOG

  5. External Specification of Behavior

  6. Internal Specification of Coarse Structure

  7. Pipeline of the Coarse Structure Model

  8. Synthesis of Gate Model

  9. Testing, Testability, Tester, and Testboard

  10. Summary and Prospect

  11. HDL Models for Circuits and Architectures

Authors and Affiliations

  • Department of Integrated Circuit Design (E.I.S.), Technical University of Braunschweig, Braunschweig, Germany

    Ulrich Golze

Accessibility Information

PDF accessibility summary

This PDF is not accessible. It is based on scanned pages and does not support features such as screen reader compatibility or described non-text content (images, graphs etc). However, it likely supports searchable and selectable text based on OCR (Optical Character Recognition). Users with accessibility needs may not be able to use this content effectively. Please contact us at accessibilitysupport@springernature.com if you require assistance or an alternative format.

Bibliographic Information

  • Book Title: VLSI Chip Design with the Hardware Description Language VERILOG

  • Book Subtitle: An Introduction Based on a Large RISC Processor Design

  • Authors: Ulrich Golze

  • DOI: https://doi.org/10.1007/978-3-642-61001-1

  • Publisher: Springer Berlin, Heidelberg

  • eBook Packages: Springer Book Archive

  • Copyright Information: Springer-Verlag Berlin Heidelberg 1996

  • Softcover ISBN: 978-3-642-64650-8Published: 23 August 2014

  • eBook ISBN: 978-3-642-61001-1Published: 11 November 2013

  • Edition Number: 1

  • Number of Pages: XIV, 360

  • Number of Illustrations: 37 b/w illustrations

  • Topics: Logic Design, Electronics and Microelectronics, Instrumentation

Keywords

Publish with us