Address: [go: up one dir, main page]

Include Form Remove Scripts Accept Cookies Show Images Show Referer Rotate13 Base64 Strip Meta Strip Title Session Cookies

M

machet

Project information

A collection of Perl scripts for digital design simulation and FPGA synthesis automation. It supports Verilog, VHDL and mixed language (Verilog + VHDL) designs.

verilog VHDL ModelSim Xilinx Altera

140 Commits
2 Branches
0 Tags

Created on

August 23, 2022

Loading