Repository navigation

Commits

Commits on May 20, 2022
- Merge pull request #11671 from ziglang/stage2-behavior
  andrewrk
  authored
  1a92264
- Merge pull request #11681 from ziglang/x64-floats-tmp
  kubkon
  authored
  704d38b
- x64: implement matching SSE instructions for generic cross-comp target
  kubkon
  committed
  274654d
- Sema: introduce laziness to `@sizeOf`
  andrewrk
  committed
  fcd4efd
- stage2: fix `@call` when used in a comptime or nosuspend block
  andrewrk
  committed
  cd04b49
- Sema: fix comptime `@floatCast` downcast
  andrewrk
  committed
  5626bb4
- wasm-linker: add -mwasm64 linker parameter for wasm64 target
  
  alichraghi
  authored and
  Luukdegram
  committed
  58943fc
- regalloc: temporarily nerf back to raw ints until stage2 catches up
  kubkon
  committed
  0e43d00
- Merge pull request #11581 from erikarvstedt/fix-trailerflags
  andrewrk
  authored
  dd6ac9a
- Merge pull request #11491 from poinwn/copysign-signbit
  andrewrk
  authored
  85a9bd9
- [Elf] add -z nocopyreloc
  
  motiejus
  authored and
  andrewrk
  committed
  1d532f1
Commits on May 19, 2022
- regalloc: make register class bitmask non-optional
  kubkon
  committed
  e95dfac
- Add aliases to math builtins back into std.math (#11666)
  frmdstryr
  authored
  7b63f98
- x64: load float from memory to register on PIE targets
  kubkon
  committed
  f766b25
- x64: check for floating-point intrinsics in codegen
  kubkon
  committed
  5cbfd58
- x64: use StaticBitSet instead of an integer internally in RegisterManager
  kubkon
  committed
  283f40e
- x64: re-enable incremental tests
  kubkon
  committed
  080d138
- x64: re-enable behavior tests
  kubkon
  committed
  6d32498
- x64: handle basic f32 using AVX registers
  kubkon
  committed
  36b939e
- x64: remove special-casing of AVX for br()
  kubkon
  committed
  020f99d
- x64: use register classes mask to select between gp and avx
  kubkon
  committed
  f346150
- regalloc: allow for optional selector mask when allocating
  kubkon
  committed
  549174f
- x64: merge general purpose with simd register into one bitset
  kubkon
  committed
  9e5c8cb
- x64: add unordered cmp with EFLAGS
  kubkon
  committed
  2aee230
- x64: load/store to/from AVX registers for f64
  kubkon
  committed
  3575618
- x64: add vmovsd RM and MR lowerings (first draft)
  kubkon
  committed
  0835486
- x64: clean up populating VEX prefix
  kubkon
  committed
  019cc94
- x64: extend Emit to allow for AVX registers
  kubkon
  committed
  875a160
- x64: add AVX registers and Vex prefix sub-encoder
  kubkon
  committed
  70d809e
Commits on May 18, 2022
- Merge pull request #11635 from wsengir/stage2-errsetcast-safety
  andrewrk
  authored
  50a5dde
- Merge pull request #11660 from ziglang/stage2-behavior
  andrewrk
  authored
  8660661
- Sema: implement `@intCast` for vectors
  andrewrk
  committed
  9031cc5
- enable passing behavior test
  andrewrk
  committed
  691fba3
- std.Thread: insert a missing `@alignCast`
  andrewrk
  committed
  0fafc8c
- stage2: fix pointer arithmetic result type
  andrewrk
  committed
  b6798c2

Branch selector

User selector

Datepicker

Commit history

Commits on May 20, 2022

Commits on May 19, 2022

Commits on May 18, 2022