vllm.models.minimax_m3 ¶
MiniMax M3 model — hardware-isolated entry point.
The implementation lives under nvidia/ and amd/; this module picks the right one for the current platform and re-exports the public classes used by the model registry. (Mirrors vllm.models.deepseek_v4.)
Modules:
Classes:
-
MiniMaxM3MTP– -
MiniMaxM3SparseForCausalLM–MiniMax M3 (sparse/dense backbone) for causal language modeling.
-
MiniMaxM3SparseForConditionalGeneration–Top-level (VL) entry point for MiniMax M3.
MiniMaxM3MTP ¶
Bases: Module
Source code in vllm/models/minimax_m3/amd/mtp.py
163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 | |
_get_mtp_layer_idx_from_weight_name(name) ¶
Return the MTP layer index in .mtp.layers.{idx}., else None.
Source code in vllm/models/minimax_m3/amd/mtp.py
_map_checkpoint_name(name) ¶
Map a full checkpoint key to this MTP module's parameter name.
The MTP module only owns the .mtp.layers. weights plus the token embedding and LM head, which the checkpoint shares with the main model. Everything else belongs to other modules and is ignored here by returning None.
Source code in vllm/models/minimax_m3/amd/mtp.py
MiniMaxM3SparseForCausalLM ¶
Bases: Module, SupportsPP, SupportsEagle3
MiniMax M3 (sparse/dense backbone) for causal language modeling.
Source code in vllm/models/minimax_m3/amd/model.py
MiniMaxM3SparseForConditionalGeneration ¶
Bases: Module, SupportsMultiModal, SupportsPP, SupportsEagle3
Top-level (VL) entry point for MiniMax M3.
Owns the shared MiniMax-M3 vision tower on ROCm and delegates text generation to the AMD language-model path.
Source code in vllm/models/minimax_m3/amd/model.py
1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 | |